Super User is a question and answer site for computer enthusiasts and power users. Join them; it only takes a minute:

Sign up
Here's how it works:
  1. Anybody can ask a question
  2. Anybody can answer
  3. The best answers are voted up and rise to the top

Usually,the processor has to wait for the memory, recently I came across a question which stated something like,

How will you construct a state-zero machine?

Which memory should I use? I stated Cache.

share|improve this question
Why a -1? I don't find a reason behind it. – Fahad Uddin Nov 14 '10 at 11:14
up vote 5 down vote accepted

You would have to use SRAM, whose access speed reaches into the single-digit nanoseconds.

share|improve this answer
The SRAM waits for the next clock cycle,slowing its speed.I guess that won't work – Fahad Uddin Nov 13 '10 at 8:19
@Fahad -- erm, doesn't that mean that it's faster than CPUs? – RCIX Nov 13 '10 at 8:21
@RCIX:According to what I know,DRAM responds as fast as it can to the change in control input,while SRAM waits for the next clock cycle to respond.Doesn't that mean that DRAM responds faster? – Fahad Uddin Nov 13 '10 at 8:31
@fahad: "As fast as it can" may mean multiple cycles (and it usually does). – Ignacio Vazquez-Abrams Nov 13 '10 at 8:33
@Ignacio:Multiple cycles? – Fahad Uddin Nov 13 '10 at 12:22

Multi-level caches generally operate by checking the smallest Level 1 (L1) cache first; if it hits, the processor proceeds at high speed. If the smaller cache misses, the next larger cache (L2) is checked, and so on, before external memory is checked.

Therefore I would recommed you a CPU with large L1 & L2 cache.

share|improve this answer

You actually wouldn't use cache or SRAM. You'd confine your machine to using registers only, which are literally on the CPU itself. This is the basis of RISC vs. CISC computing.

share|improve this answer
I think that the instructions are out of the size range of registers – Fahad Uddin Nov 14 '10 at 11:13
Well don't forget on a RISC or 64-bit CPU you do have a lot of them, compared with a 32-bit CPU. – LawrenceC Nov 14 '10 at 13:23

You must log in to answer this question.

Not the answer you're looking for? Browse other questions tagged .