103 reputation
5
bio website
location
age 26
visits member for 1 year, 9 months
seen yesterday

I design FPGA firmware in VHDL/Verilog.


103 Reputation

0 Apr 9
There were no net reputation changes on this day
2 Aug 28 '13
100 Jul 16 '12
+100 18:35 assoc