111 reputation
3

jbdavid

Mixed Signal Design Verification languages: -Verilog (in all its flavors esp Verilog-AMS) -perl -SKILL (the cadence variant of LISP) -(someday) Python & Matlab

Top Tags (2)

Score 1
Posts 1
Score 1
Posts 1

Top Posts (1) All Questions Answers | Votes Newest

Badges (3)

Gold
Silver
Bronze 3

Rarest