111
reputation
3

jbdavid

Mixed Signal Design Verification languages: -Verilog (in all its flavors esp Verilog-AMS) -perl -SKILL (the cadence variant of LISP) -(someday) Python & Matlab
1
answer
0
questions
~112
people reached

Top tags (2)

Score 1
Posts 1
Score 1
Posts 1

Top posts (1)

Badges (3)

Gold

Silver

Bronze

3

Rarest